A Novel Architecture of Vision Chip for Fast Traffic Lane Detection and FPGA Implementation
Li YJ (Li Yuan-Jin); Zhang WC (Zhang WanCheng); Wu NJ (Wu Nan-Jian); Li, YJ, Chinese Acad Sci, Inst Semicond, State Key Lab Superlattices & Microstruct, Beijing 100083, Peoples R China. E-mail Address: nanjian@red.semi.ac.cn
2009
会议名称2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC
会议录名称2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC
页码917-920
会议日期2009
会议地点Changsha, PEOPLES R CHINA
合作性质其它
出版地345 E 47TH ST, NEW YORK, NY 10017 USA
出版者IEEE
ISBN978-1-4244-3868-6
摘要This paper presents a novel architecture of vision chip for fast traffic lane detection (FTLD). The architecture consists of a 32*32 SIMD processing element (PE) array processor and a dual-core RISC processor. The PE array processor performs low-level pixel-parallel image processing at high speed and outputs image features for high-level image processing without I/O bottleneck. The dual-core processor carries out high-level image processing. A parallel fast lane detection algorithm for this architecture is developed. The FPGA system with a CMOS image sensor is used to implement the architecture. Experiment results show that the system can perform the fast traffic lane detection at 50fps rate. It is much faster than previous works and has good robustness that can operate in various intensity of light. The novel architecture of vision chip is able to meet the demand of real-time lane departure warning system.
关键词Vision Chip Safety Driving Assist Lane Detection Dual-core Processing Element Array
学科领域微电子学
主办者IEEE Beijing Sect.; Fudan Univ.; IEEE China Council.; Natl Univ Def Tech.; IEEE CAS, IEEE SSCS.; Chinese Inst Elect.
收录类别CPCI(ISTP)
语种英语
文献类型会议论文
条目标识符http://ir.semi.ac.cn/handle/172111/11145
专题中国科学院半导体研究所(2009年前)
通讯作者Li, YJ, Chinese Acad Sci, Inst Semicond, State Key Lab Superlattices & Microstruct, Beijing 100083, Peoples R China. E-mail Address: nanjian@red.semi.ac.cn
推荐引用方式
GB/T 7714
Li YJ ,Zhang WC ,Wu NJ ,et al. A Novel Architecture of Vision Chip for Fast Traffic Lane Detection and FPGA Implementation[C]. 345 E 47TH ST, NEW YORK, NY 10017 USA:IEEE,2009:917-920.
条目包含的文件
文件名称/大小 文献类型 版本类型 开放类型 使用许可
A Novel Architecture(9352KB) 限制开放使用许可请求全文
个性服务
推荐该条目
保存到收藏夹
查看访问统计
导出为Endnote文件
谷歌学术
谷歌学术中相似的文章
[Li YJ (Li Yuan-Jin)]的文章
[Zhang WC (Zhang WanCheng)]的文章
[Wu NJ (Wu Nan-Jian)]的文章
百度学术
百度学术中相似的文章
[Li YJ (Li Yuan-Jin)]的文章
[Zhang WC (Zhang WanCheng)]的文章
[Wu NJ (Wu Nan-Jian)]的文章
必应学术
必应学术中相似的文章
[Li YJ (Li Yuan-Jin)]的文章
[Zhang WC (Zhang WanCheng)]的文章
[Wu NJ (Wu Nan-Jian)]的文章
相关权益政策
暂无数据
收藏/分享
所有评论 (0)
暂无评论
 

除非特别说明,本系统中所有内容都受版权保护,并保留所有权利。