Proposed scheme for parallel 10Gb/s VSR system and its Verilog HDL realization

SEMI OpenIR > 中国科学院半导体研究所（2009年前）

	Proposed scheme for parallel 10Gb/s VSR system and its Verilog HDL realization
	Zhou Y; Chen HD; Zuo C; Jia JC; Shen RX; Chen XB; Zhou, Y, Chinese Acad Sci, Inst Semicond, State Key Lab Integrated Optoelect, Beijing 100083, Peoples R China.
	2005
会议名称	Conference on Optical Transmission, Switching and Subsystems II
会议录名称	Optical Transmission Switching and Subsystem II丛书标题: PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS (SPIE)
页码	Pts 1 and 2 5625: 933-937 Part 1-2
会议日期	NOV 09-11, 2004
会议地点	Beijing, PEOPLES R CHINA
出版地	1000 20TH ST, PO BOX 10, BELLINGHAM, WA 98227-0010 USA
出版者	SPIE-INT SOC OPTICAL ENGINEERING
ISSN	0277-786X
ISBN	0-8194-5579-2
部门归属	chinese acad sci, inst semicond, state key lab integrated optoelect, beijing 100083, peoples r china
摘要	This paper proposes a novel and innovative scheme for 10Gb/s parallel Very Short Reach (VSR) optical communication system. The optimized scheme properly manages the SDH/SONET redundant bytes and adjusts the position of error detecting bytes and error correction bytes. Compared with the OIF-VSR4-01.0 proposal, the scheme has a coding process module. The SDH/SONET frames in transmission direction are disposed as follows: (1) The Framer-Serdes Interface (FSI) gets 16x622.08Mb/s STM-64 frame. (2) The STM-64 frame is byte-wise stripped across 12 channels, all channels are data channels. During this process, the parity bytes and CRC bytes are generated in the similar way as OIF-VSR4-01.0 and stored in the code process module. (3) The code process module will regularly convey the additional parity bytes and CRC bytes to all 12 data channels. (4) After the 8B/10B coding, the 12 channels is transmitted to the parallel VCSEL array. The receive process approximately in reverse order of transmission process. By applying this scheme to 10Gb/s VSR system, the frame size in VSR system is reduced from 15552x12 bytes to 14040x12 bytes, the system redundancy is reduced obviously.
关键词	Vsr
学科领域	光电子学
主办者	SPIE.; Chinese Opt Soc.; China Inst Commun.
收录类别	其他
语种	英语
文献类型	会议论文
条目标识符	http://ir.semi.ac.cn/handle/172111/10116
专题	中国科学院半导体研究所（2009年前）
通讯作者	Zhou, Y, Chinese Acad Sci, Inst Semicond, State Key Lab Integrated Optoelect, Beijing 100083, Peoples R China.
推荐引用方式 GB/T 7714	Zhou Y,Chen HD,Zuo C,et al. Proposed scheme for parallel 10Gb/s VSR system and its Verilog HDL realization[C]. 1000 20TH ST, PO BOX 10, BELLINGHAM, WA 98227-0010 USA:SPIE-INT SOC OPTICAL ENGINEERING,2005:Pts 1 and 2 5625: 933-937 Part 1-2.

条目包含的文件
文件名称/大小	文献类型	版本类型	开放类型	使用许可
2441.pdf（167KB）			限制开放	--	请求全文