Knowledge Management System Of Institute of Semiconductors,CAS
A novel fast lock-in phase-locked loop frequency synthesizer with direct frequency presetting circuit | |
Kuang, XF; Wu, NJ; Shou, GL; Kuang, XF, Chinese Acad Sci, Inst Semicond, State Key Lab Superlattices & Microstruct, POB 912, Beijing 100083, Peoples R China. | |
2006 | |
会议名称 | International Conference on Solid State Devices and Materials ( |
会议录名称 | JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS |
页码 | 45 (4B): 3290-3294 |
会议日期 | SEP 13-15, 2005 |
会议地点 | Kobe, JAPAN |
出版地 | 5F YUSHIMA BLDG, 2-31-22 YUSHIMA, BUNKYO-KU, TOKYO, 113-0034, JAPAN |
出版者 | INST PURE APPLIED PHYSICS |
ISSN | 0021-4922 |
部门归属 | chinese acad sci, inst semicond, state key lab superlattices & microstruct, beijing 100083, peoples r china; liuhewantong microelect ltd, beijing 100085, peoples r china |
摘要 | This paper proposes a novel, fast lock-in, phase-locked loop (PLL) frequency synthesizer. The synthesizer includes a novel mixed-signal voltage-controlled oscillator (VCO) with a direct frequency presetting circuit. The frequency presetting circuit can greatly speed up the lock-in process by accurately the presetting oscillation frequency of the VCO. We fully integrated the synthesizer in standard 0.35 mu m, 3.3 V complementary metal-oxide-semiconductors (CMOS) process. The entire chip area is only 0.4 mm(2). The measured results demonstrate that the synthesizer can speed up the lock-in process significantly and the lock-in time is less than 10 mu s over the entire oscillation frequency range. The measured phase noise of the synthesizer is -85 dBc/Hz at 10 kHz offset. The synthesizer avoids the tradeoff between the lock-in speed and the phase noise/spurs. The synthesizer monitors the chip temperature and automatically compensates for the variation in frequency with temperature. |
关键词 | Lock-in Speed |
学科领域 | 半导体物理 |
主办者 | Japan Soc Appl Phys & Tech.; IEEE Elect Devices Soc. |
收录类别 | 其他 |
语种 | 英语 |
文献类型 | 会议论文 |
条目标识符 | http://ir.semi.ac.cn/handle/172111/10024 |
专题 | 中国科学院半导体研究所(2009年前) |
通讯作者 | Kuang, XF, Chinese Acad Sci, Inst Semicond, State Key Lab Superlattices & Microstruct, POB 912, Beijing 100083, Peoples R China. |
推荐引用方式 GB/T 7714 | Kuang, XF,Wu, NJ,Shou, GL,et al. A novel fast lock-in phase-locked loop frequency synthesizer with direct frequency presetting circuit[C]. 5F YUSHIMA BLDG, 2-31-22 YUSHIMA, BUNKYO-KU, TOKYO, 113-0034, JAPAN:INST PURE APPLIED PHYSICS,2006:45 (4B): 3290-3294. |
条目包含的文件 | ||||||
文件名称/大小 | 文献类型 | 版本类型 | 开放类型 | 使用许可 | ||
2395.pdf(169KB) | 限制开放 | -- | 请求全文 |
除非特别说明,本系统中所有内容都受版权保护,并保留所有权利。
修改评论